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Abstract-- This paper presents a novel and low-cost
methodology that can be used for testing RF blocks
embedded in complex SoCs. It is based on the detection and
spectral analysis of the two-tone response envelope of the
block under test. The main non-linearity specifications of
the block under test can be easily extracted from the
envelope signal. The analytical basis of the proposed
methodology is demonstrated, and a proposal for its
implementation as a built-in test core is discussed. Finally,
practical simulation examples show the feasibility of the
approach.
I. INTRODUCTION
Nowadays, the advance in RF CMOS technologies has
enabled the integration of complete transceivers in a single
chip, which provides a significant reduction in
manufacturing cost. However, there is a simultaneous
increase in the cost of testing and diagnosis of these
devices. Their diverse specifications and high operating
frequency, as well as the large impact of process variations
in current deep sub-micron technologies, make necessary
extensive tests that are complex and expensive to perform.
Reducing RF test complexity and cost is still an open
research topic that has been addressed in a number of
different approaches. Recent work in this area includes
defect modeling and failure diagnosis [1]-[4], alternate test
[4]-[5], Off and BIST techniques [6]-[12], etc.
In particular, BIST techniques have been identified as a
solution to mitigate RF test drawbacks for several reasons
[9]:
a. The test cost of RF systems is dominated by
expensive automatic test equipment (ATE). Thence it
should be desirable to move some of the testing
functions to the test board or to the device under test
(OUT) itself.
b. There is a strong demand of known-good-die test
solutions that can be implemented at wafer level,
due mainly to the increasing packaging costs.
This work has been partially supported by the Spanish
Ministry of Innovation through project TEST
(TEC2007-68072/MIC) and CATRENE's project TOETS.
c. BIST can be used to identify faulty blocks inside
the system, providing a valuable information for
yield enhancement and accelerating product
development.
On the other hand, an efficient BIST technique must
meet the requirements of robustness, low area overhead,
low design effort, available programming capabilities to
accomodate the test program to the target measurements,
and low-speed interface needs with the external ATE.
This work describes a new technique that can be used to
improve the testability of RF blocks embedded in
integrated transceivers, and that looks very suitable for a
BIST implementation. It is based on the detection and
analysis of the two-tone response envelope of an RF block.
The envelope response signal is extracted using a simple
diode-based envelope detector that can be easily
implemented either on-chip or on an external test board. In
both cases, the need of RF test equipment is eliminated
since the response envelope is a low frequency signal
compared to the operating frequency of the tested device.
As it will be demonstrated, the main specifications of the
block under test can be extracted from the envelope signal.
This presentation is organized as follows. Section II
describes previous relevant work on RF test. Then, Section
III presents the proposed approach, discusses its
mathematical basis from an analytical point of view, and
proposes an efficient implementation. After that, Section
IV presents some simulation examples to validate the
proposal. Finally, Section V summarizes the main
contributions ofthe new method.
II. PREVIOUS WORK ON RF TEST
Direct approaches for testing and diagnosis an RF
device are based on the application of a high-frequency
stimulus to the OUT and the observation of its response.
This requires the use ofhigh-speed external test equipment
and, for embedded RF devices, the provision of an
adequate test access. However, the increase in operation
frequency and integration capabilities turns the latter two
requirements quite difficult. Test acces to internal nodes is
usually impossible, and even in the case these nodes are
reachable, there may be electrical losses in the transport of
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Fig. 1: a) Traditional two-tone test
b) Two-tone response envelope detection
III. PROPOSED APPROACH
Fig.Ia shows a standard two-tone test set-up that is
traditionally used to characterize RF systems. In this test
scheme, two high-frequency close tones are used as test
stimuli and fed to the DUT. The system response is then
acquired and conveniently processed to characterize the
DUT. Important performance parameters such as
forward gain, third-order intercept, inter-modulation
products, IdB compression point, etc, can be measured
using this traditional set-up. However, the direct
acquisition and processing of the test response is a
challenging task, since this response is a high-frequency
signal, that has to be handled by expensive RF test
equipment.
Our approach, represented in Fig.1b, is in fact similar
to the traditional scheme, but in this case the DUT
response is driving an envelope detector. The extracted
envelope has relevant information about the test
response at much lower frequencies, this information
being easily extracted by simplified processing.
In what follows we will first explain how the DUT
response information is encoded in its envelope, and
afterward we will propose an efficient processing
algorithm to extract such an information.
A. Theoretical basis
Let us consider the typical two-tone test (see Fig.Ia),
in which a non-linear RF device is driven by a signal x(t)
on anlytical results, so there is no need of complex
stimulus optimization and regression models. Then, the
pre-processing stage is eliminated. Furthermore, it will
be demonstrated that processing the envelope can be
greatly simplified, avoiding the need of a complete AID
converter for signal acquisition.
the signals from the chip to the external tester due to
their inherent high-frequency.
Some papers [5],[13] replicate traditional RF test
equipment such as spectrum analyzers on a load board.
These approaches employ complex circuitry (mixers,
frequency synthesizer, etc.) for up- and down-conversion
of the test stimulus and its response, respectively. The
need of RF testers is eliminated and multiple RF test
specifications can be extracted. However, the load board
circuitry is too complex for its direct BIST
implementation, and hence this approach is limited to
the test of discrete RF circuits.
The approach in [1]-[2] focuses on failure diagnosis
ofRF circuits. The work in [1] considers the detection of
catastrophic faults, while that in [2] also attemps to
isolate parametric ones. Although behavioral
simulations demonstrate a high fault coverage, they lack
a general fault model, and it is necessary the use of
standard RF test equipment and techniques to enable
failure diagnosis.
Loop-back test and diagnosis of transceivers have
also been widely explored [3]-[4],[9]-[10]. The main
advantage is that only-digital signals are involved as
well as that both the receiver and the transmitter are
tested at once. However, an on-chip implementation is
not so simple since, in practice, some components need
to be removed for testing, namely the band-pass filter,
close to the antenna, and the power amplifier in the
transmission path [18].
The use of test sensors embedded into the RF system
has also been proposed [6]-[12]. Several built-in test
schemes have been reported that use integrated peak,
root-mean-square (RMS), and power detectors for
testing discrete RF modules or complete transceivers .
However, these sensors deliver a DC signal. To extract
the test specifications from the limited information of a
DC magnitude, multiple detectors and/or test
configurations have to be used, thus increasing the
complexity of the test as well as the required area
overhead. Likewise, the design of these detectors is not
always straightforward.
In this context, the work in [14] proposes the use ofa
very simple envelope detector for RF test purposes. This
reference demonstrates that selected specifications can
be extracted from the envelope of the response of an RF
block to an optimized test stimulus. This response
envelope can be acquired with a standard AID converter
and processed to carry out the demanded measurements.
Nevertheless, the proposed method relies in a complex
optimization algorithm to find the optimun test stimulus,
complemented with the use of a multivariant-adaptative
regression splines mapping for extracting the target
specifications from the digitized envelope response.
The proposal to be described herein aims to extend
the idea of testing by an envelope response
characterization, but unlike [14], ours is directly based
978-1-4244-3919-5/09/$25.00 ©2009 IEEE 2
IEEE AFRICON 2009 23 - 25 September 2009, Nairobi , Kenya
composed of two equal-magnitude tones at different, but
very close, frequencies, in the form,
where A is the amplitude of each test tone, and wb is the
frequency difference between them. Assuming, as it is
the case in most situations, a third-order non-linear
model for the RF block, the response y(t) of the system
can be written as,
Fig. 2: Test core for the characterization of periodic signals
Expanding (2), and discarding the out-of-band
components, the response yet) can be expressed as,
(7)
the spectral analysis of the two-tone response envelope
can be used to characterize the non-linear characteristics
of an RF system.
B. Efficient spectral analysis ofa two-tone response
envelope
Traditional approaches for the spectral analysis rely
on an analog-to-digital conversion of the DUT outcome
followed by the processing of the digitized signal by
conventional algorithms (DFT, FFT, etc). This approach
requires a full AID converter and a complex DSP.
Instead of that, since the response envelope is a
low-frequency periodic function, its characterization can
be made using an alternative method; in our proposal, by
means ofthe efficient test core for periodic analog signal
analysis depicted in Fig.2 (see [16]).
The functionality of this test core can be described as
follows. The envelope signal under evaluation, R(t), is
modulated by two square waves in quadrature, SQf!.J)
and SQit-Til4k), of amplitude I and period Tilk, where
Tb is the period of R(t) and k is an integer. The resulting
signals Zlit) and z2it) are fed to two matched 1st-order
L~ modulators, with an oversampling ratio, N, defined
as N =TilTs (Ts is the sampling period in the L~
modulators). The generated bit-streams dl k and d2k are
integrated, along an integer number M of periods of the
signal under evaluation, using a set of counters to obtain
the parameters Ilk and 12k, From them, a signature can be
derived, Ak , defined as,
where magnitudes bk are normalized with respect to the
full-scale of the L~ modulators, and M and N are,
respectively, number of integration periods and the
oversampling ratio, as defined above. It is worth to
remark that these latter values determine the accuracy of
our approach, the bigger they are, the more precise our
method is.
Equation (8) can be approximated by,
which can be proven to be related to the spectral
components of signal R(t),
(4)
(3)
(5)
(2)
(6)
bO = i(B] -~2)
ak = 0
R(t) = bo+ L aksinkO)bt+ bkcoskO)bt
k >O
y(t);: B] cos((0)0- ~b)t) + B] cos((0)0 + ~b)t) +
B2 COS( ( 0)0- 3;b)t) + B2 COS( ( 0)0 + 3;b)t)
Equation (6) shows that every harmonic component
of R(t) is a linear combination ofthe magnitudes B, and
B2, and hence, the ratio B2/B, can be ideally derived
from the frequency components of R(t). In other words,
The characterization of signal y(t) in terms of the
ratio B2/B, is a measurement of the non-linear behavior
of the system, and allows us to determine most
performance figures such as 1M3, IIP3, I-dB
compression, etc. However, the direct analysis of signal
y(t) is a challenging task when it comes from a RF
transceiver, for instance. As dicussed above, signal yet)
may not be externally accessible, and even if it was, it
would be necessary to use expensive high-frequency
equipment to capture and process it.
Instead, we propose the analysis of the response
envelope taking advantage of its frequency properties.
Then, let R(t) be the envelope ofthe response signal yet).
Using the Rice formulation [IS], R(t) can be derived as
where coefficients bo, ak' and bk are given, respectively,
by,
Signal R(t) results to be a periodic function with
period Tb=21t/wb' and hence, can be expanded in its
Fourier series as
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Fig. 3: Envelope detector model
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Number of evaluation Measured BiB] Actual B2/B]
periods,M
I < - 17 dB
2 < - 24 dB
5 < -36 dB
-56 dB
10 < -42 dB
20 < - 44 dB
100 [-53 dB, -48 dB]
Fig. 4: Obtained response envelope
V. CONCLUSIONS
Table II :Measurements of the B2/B1ratio as a function of the
number of evaluation periods, M
Signatures Al and A2 of the response envelope
have been extracted, and the ratio B21BI was
computed . The simulation results are listed in Table II
for different number of evaluation periods , M. As it
was expected, this Table shows that the measured
ratio approaches the theoretical value as the number
of evaluation periods increases .
A novel methodology for the characterization of the
non-linear characteristic of embedded RF systems have
been presented. It is based on the analysis of the
envelope of the system response to a two-tone at-speed
stimulus.
From a hardware point of view, the proposed test core
is reduced to a simple low-performance envelope
detector, together with two first-order LLl modulators.
Advantagesof the proposed approach are that there is no
need of high-frequency signal processing nor of a full
AID converter.This makes the proposed test core simple
to implement and very suitable for its inclusion in an
on-chip BIST scheme.
(9)
LNA Gain 16dB
specfications OlP3 34dBm
NF IdB
~L'l. modulators N 96
FS I.2V
Test stimulus A 100mV
10 IGHz
Ib IMHz
IV. APPLICATION EXAMPLE
The proposed characterization approach has been
validated by behavioral simulations in Verilog-A. The
objective of these simulations is the characterization
of the non-linear behaviour of a typical RF block in
terms of the ratio B2IBI . For this example a Low
Noise Amplifier (LNA) has been used as DDT. The
LNA under test is driven by a two-tone at-speed
stimulus, and its response envelope is extracted and
processed as explained in the previous section.
A realistic model of the LNA have been realized
according to the guidelines in [17]. Its performance
figures, which are listed in Table I, correspond to
typical specifications of commercial LNAs.
The envelope detector in this simulation has been
modeled by a typical diode-based detector shown in
Fig.3, in which the diode has a piece-wise-linear
characteristic, and the RC constant of the detector has
been properly selected to follow the envelope
coarsely. It is important to notice that there is no need
of an accurate envelope detector, since accuracy is
much more dependent of parameters M and N. The
ripple voltage introduces high frequency components
that will be attenuated by the proposed spectral
analysis method. In any case, a superdiode circuit can
be implemented, still with a low cost, by adding an
operational amplifier. Doing this, impedance
adaptation can be optimized without penalties. The
simulation parameters used for the LNA and the
modulators are listed in Table I. FigA shows the
waveform of the obtained response envelope . Notice
that the ripple voltage is in the range of 100mV..
Then, the computation of the first two signaltures
Al and A2 (the most significative ones) allows us to
the characterize the ratio B2IBI • Then, combining
square-wave and first-order sigma-delta modulation,
together with very simple digital operations, we are able
to extract the magnitude of every harmonic component
of R(t) without the need of a full AID converter and
complex FFT algorithms.
Table I:Simulation parameters
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